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This article describes the breadboard Advanced Receiver H (ARX II) that i_s
currently being built for future use in NASA's Deep Space Network (DSN). T}_e
hybrid analog/digital receiver performs multiple functions including carrier, subcar-
rier, and symbol synchronization. _l}acking can be achieved for residual, suppressed,
or hybrid carriers and for both sinusoidal and square-wave subcarriers. Other func-
tions such as time-tagged Doppler extraction and monitor/control are also discussed,
including acquisition algorithms and lock-detection schemes. System requirements
are specified and a functional description of the ARX II is presented. The vari-




The Advanced Receiver (ARX) [1] is a system that has
been under development for future use in the Deep Space
Network (DSN) [2]. It is intended to replace various re-
ceivers currently in use to demodulate and process signals
from deep-space spacecraft. The ARX has been under de-
velopment for several years and has undergone several tests
[3-6] and modifications to improve its performance. It has
also been used as a testbed for high-dynamic frequency
tracking for Global Positioning System (GPS) applications
[7-9].
Two versions of the ARX have been built, ARX I and
ARX II; they differ mainly in the processing strategy used.
In ARX I, the sampling clock was driven by the symbol-
synchronization loop and hence, an integer number of sam-
ples per symbol was obtained. Since the sampling period
was not fixed, the time base varied. As a result, time-
tagged digital Doppler extraction was unfeasible. In ARX
II, the sampling clock was fixed, resulting in the possibility
of a noninteger number of samples per symbol. However,
there is a fixed time base and the system can be easily
synchronized to a station clock. This article concerns it-
self only with ARX II, as its architecture was chosen as
the final candidate for a possible future implementation of
a Block V receiver. The system requirements and a func-
tional description of the operating principles of the receiver
are given. Performance trade-off issues as a function of
complexity are discussed and design decisions are clarified.
Before discussing the design of tile ARX II, it is im-
portant to understand the different requirements of the
system and the constraints they might impose on its ar-
chitecture. First, functional and performance requirements
will be discussed. Before doing that however, it is worth-
while to make sure that the reader understands what is
meant here by the term "receiver." The received signal,
which may be at L (1628-1708 MHz), S (2200-2300 MHz)
or X (8400-8500 MHz) band, gets downconverted in an
open-loop fashion to an intermediate frequency (IF) in the
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200-400-MIIz range. Following that downconversion, all
operations including further downconversion to more ap-
propriate frequencies, carrier demodulation, and symbol
detection are all included in what is referred to here as
the "receiver." Therefore, the input to the receiver is a
signal in the 200-400-Mttz range and one of its outputs
consists of tile detected soft symbols. These symbols are
later decoded in several stages (Reed-Solomon as well as
eonvolutional or Viterbi decoding) to produce bits. That
decoding is not part of what is referred to here as the "re-
ceiver." Other decoding schemes for source decompression
might also be present but are not considered as part of
the ARX II. Another important output of the ARX II is
a time-tagged received phase cycle count, which is even-
tually used in other subsystems to perform ranging and
navigation functions.
This article is divided into six sections. Section II dis-
cusses system requirements, both functional and technical.
The architecture of the receiver is the topic of Section III,
along with the interface issues that affect and limit the
ARX II design. Section IV deals with the tracking algo-
rithms and the other signal-processing schemes employed
to perform the various tracking tasks. Implementation ver-
sus performance trade-off issues are discussed in Section V
and the conclusions are presented in Section VI.
!1. Receiver Requirements
In order to assess the performance of the system, a set
of performance requirements is needed to serve as a refer-
ence against which a measured set of data can be com-
pared. Secondly, a more basic set of functional require-
ments is needed to define theoperations required from the
receiver: What is it supposed to do? What are its inputs
and outputs? Finally, interface issues need to be defiued
requires narrow bandwidth, the telemetry task needs wide
bandwidth to accommodate the highest data rate fore-
seen. The latter task involves demodulating the symbols
of a received signal that can be either binary phase shih
keyed (BPSK), quadrature phase shift keyed (QPSK), off-
set QPSK (OQPSK), or minimum shift keyed (MSK). In
pOQ SK, the in-phase and quadrature baseband pulses are
shifted with respect to each other by half a symbol pe-
riod while in MSK, sinusoidal pulse shaping is employed
instead of rectangular pulses. For BPSK, tile signal might --
have a residual carrier component, in which case the data
spectrum will be shifted away using a square or a sinu-
soidal subcarrier. In the case of a fully suppressed BPSK
carrier, the subcarrier may or may not exist. The data it- =
self can be either non-return-to-zero (NRZ) or Manchester
(bi-phase) encoded. In communication terms, the receiver
needs to perform carrier tracking, whether residual or sup- ---
pressed, subcarrier tracking, and symbol synchronization
for the different modulation formats listed above. Vari-
ous lock detectors are required to monitor the loops and =_
to help automate the receiver's operation. Furthermore, a
friendly receiver/user interface is highly desirable to facil-
itate operations. 7=
Now that the system's functionality has been defined,
performance-related issues need to be addressed to specify
the receiver's requirements. In order to support current
and future (near-term) missions, it has been decided that =
a predetection bandwidth of 16 Mtlz (3-dB bandwidth) is -
more than adequate. Tile latter bounds the highest data -
rate that can be processed and]s roughly lialf the process- =-
ing (or effective sampling) rate that can be accommodated -
with current technology in a digital implementation.
The dynamic range of the receiver should be about 73
dB to handle carrier-to-noise ratios (CNILs) from 0 to 73
for the receiver to operate with other subsystems. The dB-Hz (CNR is defined as the ratio of carrier power Pc
latter issue is probably the most important because it typ- to the one-sided noise spectral density level No). More'
ically dictates certain features in the receiver. These issues,
as well as other matterssuch as size, power consumption,
etc., constitute the set of requirements and may result in
constraints that the system engineer should be aware of
........... pri0r to starting the design.
Functionally, the receiver must perform two funda-
mental tasks: Doppler extraction and telemetry process-
ing. Doppler extraction involves tracking a pure tone in
the presence of time-varying Doppler and recording its
phase, time tagged for further off-line processing. Teleme-
try requires demodulating a signal whose spectrum is
data-rate dependent and producing soft detected symbols
to be Used by other subsystems (for example, a Reed-
Solomon decoder). Note that while Doppler extraction
over, the data-rate capability should be from 8 symbols-
per-second (SPS) to 6.6 MSPS with direct BPSK modu-
lation and from 8 SPS to 700 kSPS in the presence of a
subcarrier, whose frequency lies in the 100-Itz to 2-MHz
range. The modulation index, the parameter that dele-
gates powerto-the data, varies_etween 0 deg and 90 deg, -
the first corresponding to a pure tone, the latter to a sup-
pressed carrier. Radio (symbol signal-to-noise ratio) loss
due to the carrier loop should be less than 0.3 dB over
data rates from 8 SPS to 6.6 MSPS. Similar bounds exist -
on the loss due to subcarrier and symbol-synchronization
loops over the data rates from 8 SPS up to 1 MSPS.
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These boundsl from a designer's point of view, deter-
mine the range of loop bandwidths that need to be han'
E
died. The receiver should be able to acquire the carrier
within 10 sec at 8 dB above loop threshold and acquire
the subcarrier frequency and symbol epoch within 20 sec
for symbol rates above 200 SPS and symbol signal-to-noise
ratios (SNR) greater than -2.5 dB; otherwise, acquisition
should occur within 6000 symbols. The predict uncertainty
is about -I- 10 kltz in carrier frequency, 4- 1 klIz in subcar-
rier frequency, and -4- 20 SPS for data rates above 20 kSPS
or + (symbol rate/2000) for data rates below 20 kSPS.
Furthermore, the receiver should monitor its status by
measuring and reporting Es/No (symbol energy-to-noise
ratio) to within -4- 0.1 dB, the carrier and subcarrier fre-
quencies to within -t- 0.1 Hz, the symbol rate to within
+ 0.1 SPS, and the carrier static phase error to within -1- 1
deg. Moreover, the receiver should report in-lock/out-of-
lock status for all loops; perform sideband aiding, Doppler-
rate aiding, fast Fourier transforms (FFTs) for acquisition
as well as for monitor/control, and real-time loop band-
width optinfization; and implement loop types I, II, and
III for all the various loops with different update rates that
range from 100 tlz to 1 ktlz.
The last set of requirements to be discussed is related
to the interface issues that need to be met for the new
system to operate with existing equipment. For example,
the receiver will be supplied only 1-MHz, 5-MHz, and 10-
MHz references from the Frequency and Timing Subsys-
tem (FTS). Any additional references that are needed by
the receiver must be generated internally. Furthermore,
to supply time-tagged carrier phase cycle count, a time
code translator (TCT) is needed to read the time from the
station's time code generator (TCG); this ensures that the
receiver's time is synchronized with the station time. Also,
the receiver needs to interface with the sequential ranging
assembly (StLA) subsystem by providing it with an ana-
log 10-MHz locked IF signal. The SRA itself will undergo
upgrading in the near future and it will then only accept
digital baseband signals. Therefore, the receiver should be
able to provide both analog IF and digital baseband signals
to interface with existing and future SRAs.
Only the key elements of the requirements that di-
rectly influence the design have been discussed above since
a complete specification would be lengthy and inappropri-
ate for the purpose of this article.
III. The Architecture of the Advanced
Receiver
Both ARXs were implemented in a hybrid analog/
digital fashion to offer flexibility and low cost. The front
end, which performs mainly filtering and downconversion
operations, was implemented using analog hardware, while
the "signal-processing part" was built using the latest com-
mercially available digital hardware.
Figure 1 depicts a top-level block diagram of the re-
ceiver with digital loop closure. The first stage of conver-
sion from L-, S-, or X-band to the 200-400-MIIz range is
accomplished by an external subsystem (IF Distribution
Subsystem) and is not part of the receiver. Its output,
which constitutes the input to the ARX II, is further down-
converted to a more appropriate frequency (70 MHz) for
fine-tuned filtering and then to a different lower frequency
(10 MHz) for sampling. Because of the high data-rate re-
quirement of 6.6 MSPS, the 10-Mltz IF signal is sampled
at roughly 40 MHz, digitally in-phase and quadrature (I
and Q) mixed to baseband, and filtered with the half-band
filters (HBFs) to remove the double-frequency terms. The
baseband I and Q signals are then processed to digitally
perform carrier, subcarrier, and symbol synchronization,
respectively. Note that the additional downeonversion to
10 MHz could be avoided by undersampling the 70-Mttz IF
signal at 40 MHz. This would not violate Nyquist sampling
because the signal is band-limited to 20 MIIz. ttowever,
this would require higher quality analog filters (than their
counterparts at 10 MHz) to reduce the potential aliasing.
Both analog and digital loop closures were imple-
mented to satisfy the interface to the current and future
SRAs. The closures are depicted in Fig. 2 along with the
appropriate frequencies. In the analog loop closure, the
downconverted 70-MItz signal is mixed with an 80-MHz
phase-locked signal to produce the 10-MHz signal required
by the current SRA. The analog-to-digital (A/D) converter
operates on the 10-MtIz IF locked signal to produce 8-bit
samples at 40 MHz. The 10-MHz IF is then digitally re-
moved using a look-up table. After filtering to remove the
sum frequency term, the resulting signal has a 10-MHz
effective bandwidth and a 40-MHz processing rate. A dec-
imation by two is performed to reduce the processing rate
to the required 20-MHz rate specified by Nyquist sampling.
The Q samples are then accumulated to further reduce the
rate to the residual-carrier loop update rate to enable a
software implementation of the loop filter. The filter out-
puts a frequency-error estimate at the loop update rate and
adjusts the nominal frequency (4 MHz) of the numerically
controlled oscillator (NCO). Note that the NCO's phase is
actually changing at the much higher rate of 20 Mltz. This
feeds the digital-to-analog (D/A) converter whose output
is a 4-Mtlz sine wave. The latter is subsequently mixed
with a fixed 84-Mtlz signal to produce the 80-Mtlz analog
signal that closes the loop.
The operating principle of the digital loop closure is
identical except that the 80-MHz signal is now a fixed refer-
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ence and an NCO running at 40 MqIz with a 10-MHz nom-
inal frequency is now used instead of a look-up table. In
either case, A/D conversion is performed at the 10-MHz IF
signal rather than at baseband to avoid the potential prob-
lem of DC bias generated by the A/D converter. Moreover,
the sampling frequency can be changed to 39.8 MHz to
avoid any subharmonics of the sampling clock that might
be generated by the A/D in the signal band of interest. A
software command can switch tl_e system between analog
and digital closure without losing carrier lock. However,
the sampling frequency cannot be changed on the fly.
A. Signal Model
A functional block diagram of tile ARX II is shown
in Fig. 3 for the digital-loop closure case. Depicted are
the residual carrier tracking phase-locked loop (PLL),
the suppressed carrier tracking loops for both BPSK
and QPSK (Costas loop and cross-over Costas loop re-
spectively), the subcarrier loop (also a Costas loop),
the symbol-synchronization loop (data-transition track-
ing loop [DTTL]), lock detectors for the residual car-
rier loop and for the various Costas loops, sideband aid-
ing, a symbol SNR estimator (split-symbol moments esti-
mator [SSME]), and weighted integrate-and-dump filters
(WIDFs) for symbol detection. A total-power automatic
gain control (AGC) circuit is present to ensure that the
signal is within the dynamic range of the A/D converter.
The basic operating principles of each loop will be dis-
cussed briefly and tile reader is referred to the appropriate
references for additional information.
by
The received signal at the output of the AGC is given
r(t) = x/'ff'fisin [wit + AD(t) + O_]+ n(t) (1)
where P is tile average signal power, wl tile IF frequency
(70 MIIz) in rad/sec, 0r the carrier phase in rad, A
the modulation index, D(t) = d(t)t:;in(w,rt + 0,_) with
5in(x) = sgn(sin(z)) for a square wave (sgn(x) denotes
the "signum" function) and 5in(x) = sin(x) for a sine-
wave subcarrier, wse the subcarrier frequency in rad/sec,
0so the subcarrier phase in rad, and d(t) the data modula-
tion, i.e.,
-t-- c_
d(t) = _ akp(t - kT) (2)
k=--oo
with ak = 4-1 equally likely and p(t) the baseband NRZ or
Manchester pulse limited to T seconds. The narrow-band
noise n(t) can be written as
n(t) = V/'ffnr(t) cos(wit + 0r) - x/2ns(t)sin(wit + 0r) (3)
where no(t) and n,(t) are statistically independent station-
ary band-limited white Gaussian noise processes with one-
sided spectral density No watts/Hz and one-sided band-
width W Hz (roughly 20 MIIz in this case). The 70-MHz
IF signal is downconverted to 10 MHz and sampled at 40
MHz.
B. Residual Carrier Tracking
In-phase and quadrature digital mixing are employed
to convert the 10-MIIz digital IF signal to the following
baseband samples [10]
Icr (n) = V_ [D(n) sin A sin Cr(n) + cos A Cos ¢c(n)]
+ hi(n) (4)
Qer (n) = V_ [D(n) sin A cos ¢¢(n) + cos A sin Ce(,t)]
+ (5)
where n.t(n) and no(n ) are independent Gaussian random
variables with variances No/2T_ and ¢_(n) is the cartier
phase error at time nTs where T_ denotes sampling in-
terval. Note that the power available for residual carrier
tracking is Pc = P cos 2 A due to the nonzero modula-
tion index. The subscripts "cr" denote the carrier (c)
residual (r) component. Several ocher subscripts will be
used: "sc" to denote subcarrier, "cs" to indicate the car-
rier suppressed component and "sy" to denote symbol-
synchronization loop related terms.
In residual phase tracking, tile Qcrs are accumulated
over N1 samples to reduce the processing rate from 20 Mltz
to the 100-tlz-l-kHz range to enable a software implemen-
tation of the loop filter F(z). Due to the averaging (accu-
mulation) operation, the first component of Qcr becomes
zero due to summing over several cycles of the subcarrier.
In the ARX II, the loop filters are all given by
G_ G3
F(z) = G, + 1 - z-' + (i- z-')2 (6)
where
and
G1 = rd/Tu (7)
G2 = rd2/Tu (8)
G3 = k,'da/T, (9)
d = 4BLT,,(r - k)/r(r- k + 1) (10)
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Tu denotes the loop update time, Bt. the design loop band-
width in Hz; r is typically 2 or 4 and is equal to 4_ where
is the damping ratio, and k is a type-III loop gain param-
eter (k = 0 for type-II loop) with typical values ranging
from 1/4 to 1/2. The filter of Eq. (6) was derived from an
equivalent analog filter using the impulse-invariant trans-
formation (IIT). The actual loop bandwidth B_ might
be larger than the designed BL depending on the prod-
uct BLTu. Generally, for BLTu < 0.05, the actual loop
bandwidth is very close to the design loop bandwidth BL.
The infinite impulse response (IIR) digital filter described
above was found to provide the "best" performance for
small values of BLTu in terms of gain margins, transient
response, and steady-state error performances [11]. Other
filters derived from optimum estimation theory were also
considered [12-16] but were not implemented due to their
additional complexity and relative performance.
In the case of tile PLL, tile filter provides a phase-
error estimate ¢'_ which adjusts the frequency of the NCO
every update period. An averaged version of the in-phase
component of the residual carrier, Icr, is used to provide
an indicator for lock detection. Assuming that the residual
carrier loop is in lock, the averaged in-phase samples are
roughly unity (assuming proper normalization) since they
are proportional to cos ¢_. In fact, that same quantity can
be used to verify in real time that the loop gain is actu-
ally what it is supposed to be and thus that the operating
bandwidth is actually BL as designed. The normaliza-
tion involved depends on the actual implementation of the
hardware and will not be discussed in this article. A cycle
count of the received phase is performed and time tagged
using station time to enable digital Doppler extraction.
C. Subcarrier Tracking
In an ideal carrier-tracking situation, Co(n) = 0 Vn
and Qc_(n) of Eq. (5) becomes proportional to the sub-
carrier waveform D(n). Iience, the input to the subcarrier
tracking loop is the quadrature component of the residual
carrier. Mixing Q¢r(n) with the subcarrier in-phase and
quadrature references and ignoring the double-frequency
terms, one obtains
Ise(n) = N_Dd(n)fz(¢,_(n)) cos(¢_(n)) + gl(n) (11)
and
Q,¢(n) = v/-P"ffDd(n)FQ(¢,¢(n)) cos(¢¢(n)) + NQ(n) (12)
where PD = P sin2A is the data power, ¢,c is tile sub-
carrier phase error in rad, and Nl(n) and YQ(n) are inde-
pendent zero-mean Gaussian random variables with vari-
ances No/2T, and NoW,_/2T_, respectively. W,¢ denotes
the width of the window in fraction of cycles that might be
used in the quadrature arm to improve the performance for
square-wave tracking (Wsc < 1 and W_c = 1 corresponds
to no window).
For a square-wave subcarrier with window W,c, tile I
and Q phase functions Ft(¢) and FQ(¢) are given by [17]











whereas in the case of a sine wave, they become
/'i(¢) = cos¢ FQ(¢) =sin¢ (15)
The signals I,c(n) and Q,¢(n) are then accumulated over
a symbol duration to produce
I,c.m.f(k) = V/-_DakFl(¢se(k)) cos(re(k)) + NI,my(k)
(16)
and
Q,.,._j(k) = v/-P'S_akFq(¢,.(k)) cos(¢0(k)) + lVQ,r._(k)
(17)
where the subscript "mr" indicates the output of the
matched filter. The control signal for the matched filters
is derived from the symbol synchronization loop and will
be discussed later. The noises Ni,ml(k) and Nq,ml(k)
are still independent with respective variances No/2T and
NoW,¢/2T, where T denotes symbol duration and k the
discrete time kT.
The error signal of the subcarrier loop is obtained by
forming the product of NL,,](k ) and Nq,,-,/(k) to wipe
out the data, accumulating over several symbols to reduce
the processing from the symbol rate to a more appropriate
subcarrier loop update rate, and feeding the average to the
loop filter. The in-phase and quadrature subcarrier signals
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are also individually squared and subsequently subtracted
from one another to provide a lock indicator signal to tile
operator [18].
D. Suppressed Carrier Tracking and
Sideband Aiding
For suppressed carrier tracking, the subcarrier in-
phase component, I,c,mf(k) given by Eq. (16), is also the
suppressed carrier in-phase component since it is already
proportional to cos Co(k) and to Fl(¢sc). In order to gen-
erate the quadrature component of the suppressed carrier,
the in-phase component of the residual carrier (Icr(n) de-
fined by Eq. 4) is used since it is proportional to sin ¢c. It
is demodulated with the same subcarrier reference used to
get Isc(n) and accumulated over a symbol period. Hence,
the suppressed carrier signals become
I¢_(k) = V_DakF1(¢,c(k))cos¢_(k) + N1,,nl(k) (18)
and
O,,(k) = x/- oakF1(C,o(k))sinCo(k) + N ,mS(k) (19)
where Co(k) is tile average carrier phase error over the
kth symbol and N_,rnl(l¢ ) is the noise quadrature com-
ponent with variance No/2T. The phase-error estimate
from the BPSK suppressed carrier tracking loop can be
combined with its counterpart from the residual carrier
tracking loop, with the appropriate weights, to form a
combined carrier phase-error estimate, which ultimately
adjusts the frequency of the carrier NCO. This is referred
to as sideband aiding since the power in the data or side-
bands is also used to track the carrier along with the power
of the residual carrier. Depending on the modulation for-
mat (BPSK or QPSK), the samples I_,(k) and Q_(k) un-
dergo different processing to produce a phase-error esti-
mate; for BPSK, the error signal is proportional to their
product whereas for QPSK, the feedback signal is derived
using Ic, sgn(Q_,)" Q_sgn(I_,) (where sgn(z) denotes the
"signum" function) as described in [19].
E. Symbol Synchronization
Obviously, symbol synchronization needs to be main-
tained to enable subcarrier and suppressed-carrier track-
ing. This is accomplished by the digital data-transition
tracking loop (DTTL) [20], which uses the in-phase signal
of the subcarrier, I,_(n), as its input. Two integrate-and-
dump filters are used, one to accumulate over a symbol
and the second over a symbol transition with possible win-
dowing. The first, I_,(k), is already performed by both
the subcarrier and suppressed carrier loops and can thus
be used in the symbol transition detector. From Fig. 3,
the second signal is obtained at the output of the symbol
transition WIDF, then multiplied by the first and accu-
mulated to form the symbol phase-error estimate. A lock
indicator on the symbol synchronization loop can be ob-
tained by the SSME output which provides a symbol SNR
estimate to the operator. The quality of those estimates
is a function of both the performance of the symbol syn-
chronization loop and the number of samples per symbol,
as will be discussed later: .....
IV. Algorithm Descriptions
It is very important from an operational point of view
to understand the limitations of the various algorithms in- -
volved to decide whether the system itself is not perform-
ing satisfactorily, or whether the system's status-reporting _
method is generating misleading data. This requires not
only an intuitive understanding of each algorithm, but also
an understanding of the possible correlation between the
various parameters and coupling among the different loops.
In this section, the loops are discussed and their respec- -_
tive perforrriancesindicatedl but riot-derived. Moreover, 2--
the limitations of the various analyses are clarified and the -
underlying assumptions are identified.
A. Performance of the BPSK Carrier Tracking Loops
First consider the performance of the simplest loop,
the digital PLL. It is well known that the phase-error vari-
ance is given by [21]
N°B_"°" (20)pc
where B_,¢r is the actual operating bandwidth of the resid-
ual carrier loop. The latter can be different from the design
bandwidth BL,cr and is dictated by the difference between
the predicted Pc No, denoted (Pc No)v, and the actual =
Pc/No. Typically, the loop bandwidth is dependent on the =
loop gain, which depends on the amplitude of the incom-
ing signal. But because of the total-power AGC present
in the IF stage, the amplitude of the signal at the output
of the A/D converter in units of the least significant A/D _-2
levels becomes dependent on the incoming Pc/No. Dur- _
ing system initialization, the loop gain is normalized so as -
to obtain the desired loop bandwidth BL,cr based on the =
available predict (Pc/No)v. The equations describing the
various normalizations are beyond the scope of this article.
Note that when the actual Pc/No is different from
its predicted counterpart, the ampli-tude of the signal will
be different from that predicted at the A/D output and
m
the normalization performed will not provide the designed
loop gain, and hence, the desired loop bandwidth. How-
ever, the loop bandwidth can be monitored in real time by
averaging the in-phase residual carrier component over an
appropriate length of time and comparing it with the pre-
dicted average, which for convenience can be normalized
to unity. If the incoming amplitude is different from its
predict, a correction can be made to renormalize it prop-
erly. For the averaging process to be reliable, it needs to
be performed over a period during which the PLL has ap-
proximately zero steady-state phase error due to dynamics.
Otherwise, the averaged quantity will reflect more than the
difference in loop gain.
A steady-state phase-error estimate can be obtained
in real time by computing
/r-._n--j+L+l ,-_ _ _\
¢"(J) = tan-1 /_ :-'S'-T,, )\ 2._,_=j l_r(n) (21)
where L controls the estimation period. In tile ARX II,
¢_s(J) can be sent to the monitor's screen at different rates
ranging from once every second to once every minute. An-
other very useful parameter is tile incoming Pc/No, which
is also estimated by the receiver according to
(_-_n=j+L+l 2
z.(.)) (22)
_00 (j)= , _.,n=j+L+l
It can also be sent to the screen at the estimation rate
(T,,c_ is the residual carrier loop update period). The main
disadvantages of that estimator are that first, it requires
residual carrier lock, and second, the phase jitter needs
to be "small," otherwise, a degraded estimate results, the
amount of which highly depends on the residual-carrier
loop SNR.
A residual carrier lock indicator can be mechanized
by averaging the I¢_(n) samples of Eq. (4) over a sufficient
period and comparing the result to a threshold to obtain
a decision on the lock status. If in-lock is reported, the
receiver continues its regular tasks. However, if an out-
of-lock status is indicated, an additional verification of the
status is performed to lower the probability of a false alarm
or indication. This process is well documented elsewhere
[2] and is referred to as sequential detection. In the case
of a final out-of-lock decision, the loop is disabled and an
FFT is performed on the complex in-phase and quadrature
samples using a separate FFT channel to measure the fre-
quency difference between the signal and the NCO. Since
a separate channel is used, the FFT can be performed'at
a different rate than tlle residual carrier update rate and
can involve several FFT sweeps which are eventually non-
coherently averaged to reduce the effect of the noise; this
is particularly useful for very weak signals. A peak detec-
tion is then performed on the averaged power spectrum,
the NCO is shifted accordingly, and the loop is enabled.
FFTs can still be performed once the loop is enabled to ver-
ify that frequency acquisition and tracking are actually in
progress. Other strategies such as Adaptive Least Squares
[22] or Frequency Sweeping [20, 21] have been considered
for automating this process so that the receiver can locate
the signal, acquire it, track it, verify that the right signal
is being tracked by comparing predicts and measurements,
monitor its status, and proceed accordingly depending on
the lock indicators.
Depending on the value of the modulation index A,
the carrier might become fully suppressed and thus, needs
to be tracked with a Costas loop. The latter forms a phase
discriminator by forming the product of I¢,(k) and Q¢,(k)
at the symbol rate and accumulating the result over M4
symbols to average the phase error. Obviously, the time
constant of the phase-error process is much larger than tile
symbol duration and the averaging does indeed reduce the
noise. The performance of the loop in terms of phase-error
variance is easily derived and is given by [10]
Noet,. (23)
= PoSL,.psJ¢
where B" is tile actual loop bandwidth of tile suppressedL,C$
carrier loop and Es/No is the symbol energy-to-noise ratio
equal to PoT/No; T is the symbol period defined earlier
and SL,BPSK is the Costas loop "squaring loss" given by
1
SL, BPSK = 1 (24)
I + _T/7%'o
Here again, depending on the difference between the
incoming PD/No and the predicted PD/No, (Pn/No)p, the
actual loop bandwidth B"L,,, might be different from its
design counterpart. However, unlike the residual carrier
loop, monitoring the loop bandwidth in real time cannot
be performed by the loop itself due to the presence of the
data modulation but can be accomplished by a separate
Po /No estimator.
A "square law"-type lock detector is used to monitor
the BPSK suppressed carrier loop status. This detector
is not shown in Fig. 3 on the Costas loop but is shown
for the subcarrier loop. The detector generates a signal
proportional to cos 2¢_,(k) by squaring the samples I¢,(k)
and Q¢_(k), subtracting them, averaging over many sym-
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bols and thresholding tim result. A sequential detection
scheme can also be used to improve the detector's perfor-
mance. This detector was chosen over the "absolute"-type
detector because it requires 1 dB less in symbol energy-to-
noise ratio to achieve the same lock-detection probability
for a given false-indication rate [18].
B. Sideband-Aiding Performance
In most instances, tile incoming carrier is neither a
residual nor a fully suppressed carrier, but rather a mix-
ture of the two. Ill those cases, both the carrier and the
data power can be used to perform carrier synchronization
and should in principle jointly outperform any individual
tracking scenario. This is referred to as sideband aiding
since the power in the sidebands (or data) is used with
tile carrier power to perform carrier tracking. In this case,
both loop update rates are identical and the joint carrier
phase-error estimate, ¢c, that ultimately adjusts the fre-
quency of the carrier NCO is given by the weighted sum
of the individual estimates as
A A
¢o = + (1 - (25)
A A
where ¢¢,, ¢_ are the individual phase-error estimates by
the residual and suppressed carrier loops respectively and
a is the optimum weighting factor [10] given by
cos A_/PD + No/2T
= (26)
sin A + cos A_PD + No/2T
Note that the optimum weight a requires knowledge of
both PD and No individually and not just the ratio. When
the carrier is fully suppressed (i.e., A = 90 deg), a = 0 and
¢c = ¢e,- On the other hand, when the carrier is a pure
tone (i.e., A = 0 deg), oL = 1 and ¢_ = ¢¢_ as it should.
When using the 0pt{mum weight c_, the performance of the
sideband-aided loop becomes
1
o'_o = 1Io'_o. + 1/o'_<. (27)
where _r_¢,_, _r_o, are the variances of the individual track-
ing loops given by Eqs. (20) and (23), respectively.
C. Performance of the Costas Cross-over Loop
The remaining carrier tracking loop to be discussed is
the QPSK loop, which also processes the I¢,(k) and Q_,(k)
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samples to provide a phase-error estimate. The received
signal in this case is given by
r(t) = V/-ff[dl(t)sin(wit + 0) + d2(t) cos(wlt+ 0)]+ n(t)
(28)
where dl(0, d_(t) are the in-phase and quadrature mOdu-
lations similar to Eq. (2) and T the QPSK symbol dura-
tion. The implemented loop is the so-called Costas cross-
over loop, which is an approximation to the maximum-
likelihood (ML) estimator at high signal-to-noise ratios.
The error signal that forms the input to the loop filter
is obtained by averaging M3 samples of the form
e(k) = L,(k')sgn(O.(k)) - (29) -
The average can be shown to be proportional to tlie phase
error (¢qpsK(k)), assuming a linearized model. The per-
formance of the loop has been derived in various places
and is given by [19]
_2 I (30)
CQPSK = pSL,QPSK
where p = P/NoBL is the loop signal-to-noise ratio of a
"classical" PLL and _L>QPSK is the QPSK loop "squaring"
loss. It can be shown that [19]
_L,QPSK =
-
1 + Rd --2 [:_e-ti,d 2 + _,I_(_-_)]2
(31)
where Ra = PT/No = EslNo is the QPSK symbol energy-
to-noise ratio and if(x) is the error function given by
(b(z) = --_ e-t_ dt (32)
This loop was chosen for simplicity of implementation.
The other two candidates, the ML loop and its low
SNR approximation, require more hardware to implement
and do not offer significant advantages. The ML loop
requires implementation of the hyperbolic tangent func-
tion, which can be achieved with read-only memory (ROM)
chips, but the input to the ROM chips has to be scaled by
the signal amplitude and the noise spectral level. These




mated. The sensitivity of the performance of the ML loop
with respect to those parameters is not known and needs to
be determined before the loop can be chosen as an imple-
mentable candidate. The generalized Costas loop (which
is a low SNR approximation to the ML loop) requires im-
plementing squaring operations, and thus scaling is also re-
quired to handle the wide dynamic range of signal-to-noise
ratios and symbol rates involved. The Costas cross-over
loop is the easiest to implement since the signum func-
tions use only the sign bit of tile input signals and are
thus very straightforward to implement digitally. The re-
maining operations involve multiplications, additions, and
accumulations, which are easily done. Furthermore, the
Costas cross-over loop does not suffer from a significant
degradation in performance [19] in the region of interest.
D. Subcarrier Loop Performance
Once carrier acquisition and tracking are achieved,
subcarrier (if present) and symbol synchronization are still
required to eventually detect the received symbols. Note
that a subcarrier will not be used with QPSK, but only
with nonsuppressed BPSK (i.e., A # 90 deg), in which
case a residual carrier component is present. The subcar-
rier can be either a square wave or a sine wave and is used
to shift the data spectrum away from the residual compo-
nent. In fact, bi-phase modulation can be thought of as a
subcarrier which shifts the data away from the carrier by
1/T Hz. Often, one would like to shift the data by more
than 1/T tIz so that enough guard band is included to re-
duce the interference from the tails of the data spectrum.
The Costas loop described earlier can be used to track
both sine-wave and square-wave subcarriers. In this case,
an averaged, filtered version of the product of Isc,m! (k) and
Q,c,m/(k) is used to drive the subcarrier NCO. For square-
wave subcarriers, a windowing operation can be performed
on the Q-channel. This results in improved tracking per-
formance, but smaller acquisition pull-in range [17]. In
that case, the phase jitter is given by
( N°Ba'c_ (1 + No/2E,)
while for a sine-wave subcarrier, one has
( (1+ Yo/2E,)d.o =
where B1e is the actual subcarrier loop bandwidth and W_c
the subcarrier window. A square-law detector is used to
indicate subcarrier lock to the operator and to facilitate
system automation.
E. Symbol Synchronization Performance
For both the suppressed carrier and subcarrier loops
to function properly, symbol epoch tracking has to be
maintained so that the loop arm-filter outputs are actu-
ally those given by Eqs. (16) and (17). The task of sym-
bol synchronization is accomplished by the data-transition
tracking loop (DTTL), which uses the I,c(n) samples of
Eq. (11) as its input. The DTTL was chosen because of
its simplicity and improved performance when using a win-
dow. The other two candidates, the "Absolute Value Type
of Early-Late Gate Symbol Synchronizer" (AVTS) and the
"Difference-of-Squares Loop" (DSL) [20], are harder to im-
plement and do not offer significant advantages.
In the DTTL, two accumulators are used, one to de-
tect the received symbols and the other to accumulate over
symbol transitions. The first is typically rcferred to as the
"in-phase" filter and the other as the "mid-phase" filter
(WIDF with symbol transition window in Fig. 3). Follow-
ing the in-phase operation, a transition detector outputs a
0 or 4-1 to indicate a no-transition, a +1 to -1, or a -1 to
+1 transition respectively. The output is then multiplied
by the mid-phase accumulator to wipe out the effect of the
data and accumulated over several symbols to reduce the
rate from tlle symbol to the loop update rate. Note that
a windowing operation can be performed during the mid-
phase accumulation and that results in a decrease in the
loop phase jitter.
The performance of the loop when the arm filters are
analog devices has been evaluated elsewhere [20] and the
phase-error variance is given approximately by
1 (35)
where Bj_ is the actual symbol synchronization loop band-
width, W, v the symbol transition window, and R, the sym-
bol rate. In the ARX II, the "typical" analog arm filters
(33) are digital accumulators and the overall loop performance
is still given by Eq. (35) as long as the number of samples
per symbol (denoted by fl) remains 'qarge." However, the
number of samples per symbol is not always "large" since
at the high data-rate goal of 6.6 Msymbols/sec, only 3 to 4
(34) samples per symbol are available (because of the 20-MHz
processing rate). Furthermore, since the sampling clock is
fixed and not driven by the symbol loop, fl is not in general
an integer even though it is a real number.
This problem was examined in a separate study [25].
It was concluded that the loop phase jitter will remain
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small as long as "some" Doppler rate is present in the
communication link. In the deep-space applications of in-
terest, Doppler rate due to Earth rotation is enough to
help the DTTL achieve sufficiently small phase jitter. The
main problem for the DTTL occurs when the number of
samples per symbol is exactly a small integer number, for
example, fit = 4. (When fl is an integer, it will be denoted
by flI). In this case, the phase error increases dramatically
due to the resolution offered by exactly 4 samples/symbol
and Eq. (35) is no longer valid due to tile additional error
of the "self-noise," which was not accounted for. That er-
ror is equal to the variance of a uniformly distributed ran-
dom variable over (-1/2fli, 1/2/31), which for/31 = 4 gives
a 73 mcycle root-mean-squared (rms) error[ (In general,
the rms error due to the self-noise of an integer number of
samples per symbol is given by 1/(2v'_fll).)
Note that the true symbol phase jitter is not the sum
of the white-noise and the self-noise jitters. Rather, it
is related to both through a nonlinear equation involving
the integral of the density function of the phase-error pro-
ccss. Only in special circumstances is the sum assumption
a "good" approximation, but it can be used throughout
as a rough rule of thumb. In real communication links,
nonzero Doppler rate is typically present and is enough to
guarantee either that /3 will not be an integer or that it
will be an integer for a "short" period of time only. In
the latter case, the symbol synchronization loop will not
be affected due to the long averaging performed with the
"typical" small loop bandwidth (1-100 mth) it operates
with.
F. Symbol SNR Estimator Performance
One way to monitor the symbol-synchronization loop
performance in real time is through the use of a symbol
SNR estimator. This is different from other loops where
a binary decision is provided on the status of the loop.
In this case, the estimator will continuously provide real-
time estimates of the symbol SNR, which are compared
to the expected symbol SNR. If the numbers are "close,"
symbol phase lock is assumed and system operation is re-
sumed. If the numbers are different, then three cases are
possible: either the loop is out of lock, the received symbol
SNR is different from that expected, or, the estimator it-
self is providing misleading data due to its own limitation.
From a user's point of view, these possible scenarios are
too Confusing and an ultimate binary decision is highly
desirable. The most disturbing of the three outcomes is
the case involving misleading data from the SNR estima-
tor. This is obviously highly dependent on the estimator
structure used and thus an understanding of the algorithm
is required.
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The algoritl!m used in the ARX II is the so-called
"Split Symbol Moment Symbol SNR Estimator" (SSME)
[26], which was originally designed to operate in an ad-
ditive white Gaussian noise (AWGN) channel. A table
look-up technique [27] could also be used, but the SSME
was chosen due to its simplicity.
The input to the estimator is the data stream after it
has been demodulated, i.e., the sequence of Ise(n) samples.
Assuming that perfect carrier and subcarrier lock has been
achieved, the samples become
(36)
=These samples are accumulated over a symbol duration by
the matched filters in the various loops, where the accumu-
lation start and stop times are provided by the DTTL. In
fact, the carry-out bit of the symbol NCO can be used to
clock all the accumulators that operate over a symbol dura-
tion. The SSME uses those samples and accumulates them
over the first and second halves of a symbol period using a
control signal derived from the symbol NCO phase. These
are shown _n Fig. 3 as UFirst-tlalf |VIDF" and USecond- "-
Half WIDF." By further processing these outputs, an av-
eraged SNR estimate can be obtained over many symbols.
The principle of operation of the algorithm is as fol-
lows. A total (signal plus noise)-power estimate is obtained
by summing, squaring, and averaging the outputs of the
half WIDFs. Simultaneously, a signal-power estimate is =
obtained by forming the product of the half-WIDF outputs =
and then averaging over many symbols. A noise-power es-
timate is then easily obtained by subtracting the previ- =
ous estimates with the appropriate weighting. Finally, a _
symbol-SNR estimate is derived from the separate signal-
and noise-power estimates by taking the ratio. It was
shown [28] that the algorithm works well when operating
at low symbol rates and in the presence of additive white =
Gaussian noise (AWGN). IIowever, at high symbol rates, -
filtering of the data becomes significant and does result in
erroneous estimates. These estimates depend on/3 (num-
ber of samples per symbol), the data rate, and the effective
filtering in the data path. This is because the SSME is op-
erating in a region that it was not designed for. The user
should be aware of this limitation of the SSME and act
accordingly.
G. Weighted Integrate-and-Dump Filters
Another algorithm requiring description is the
weighted integrate-and-dump filter (WIDF). It is well
known in detection theory that the optimum detector in an
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thefirst andlastsamplesof a symbolareaffectedby the
riseandfall timesof thepulse.Consequently, they will
have different pulse amplitudes and thus, different sample
SNRs.
When "many" samples per symbol are available, the
first and last samples form a minority of all the sam-
ples and a straight accumulation will probably provide the
maximum symbol SNR that can be achieved. However,
when only three or four samples per symbol are taken, the
first and last samples form a substantial percentage of the
samples and thus need to be accounted for. This is ac-
complished by weighting the samples while accumulating
them to improve the symbol SNR. This is easily imple-
mented using a multiply-and-accumulate chip (MAC) with
the weights being read from a memory chip.
The optimum weights depend on the filtering involved,
on the number of samples per symbol, and on where the
first sample occurs within the symbol (typically referred to
as sampling offset); the latter is estimated by the symbol-
synchronization loop. Assuming perfect knowledge of the
sampling offset, it has been shown that weighting provides
an average 0.2-dB improvement in symbol SNR over the
straight accumulation (in DSN applications, this is a signif-
icant improvement). Moreover, when the sampling offset
is exactly zero, the improvement can be as large as 1.5 dB
in symbol SNR [28, 29].
In a practical system, less gain would be achieved due
to the jitter in estimating the sampling offset and due to
not knowing the exact filtering taking place. Nevertheless,
some gain is expected in telemetry SNR since the weights
are not assumed to be very sensitive to those parameters.
The effect of filter distortion on telemetry SNR has also
been examined [31] and it was determined that an ampli-
tude ripple of less than 0.42 dB would guarantee less than
0.01-dB loss in symbol SNR.
V. Implementation Trade-off Issues
The previous section provided a description of the var-
ious algorithms employed to perform the necessary tasks
to demodulate the received signal and monitor the re-
ceiver's performance. Implementation issues were pur-
posely avoided to give tile reader a clear understanding of
each algorithm's performance based on theoretical results.
In this section, some of the characteristic losses inherent
to our implementation are discussed and clarified.
The starting point of the digital hardware is the A/D
operation, which operates at 40 MItz using eight bits. As
far as SNR losses due to signal quantization are concerned,
the use of four or more bits has negligible effect on sample
SNR. In fact, for four bits, the loss is about 0.04 dB and
is practically zero for more bits. Eight bits were used in
the ARX II to provide some protection against the pres-
ence of relatively strong interference. For example, for an
interference-to-noise ratio (at the input to the A/D con-
verter) of 32.6 dB, 8 and 4 bits result in about 0.01-dB
and 12.36-dB losses respectively. The loss assumes that
the interference contributed only to quantization noise. A
more realistic scenario would be to consider the effect of
some spectral components due to interference in the signal
frequency band, as this would create additional in-band
noise.
Following the digital conversion, carrier demodulation
is performed followed by low-pass filtering. At the output
of the low-pass filter, the signal spectrum extends up to
10 MHz only and thus a sampling rate of 20 MHz is suffi-
cient to perform further signal processing. The combina-
tion of low-pass filtering at 40 MHz and sample decimation
by two can be implemented in an equivalent processing at
20 MIIz [32] using half-band FIR filters. The filter response
is shown in Figs. 4 (a) and (b) along with its finite-bit im-
plementation. It is clear that a 9-bit implementation would
not result in significant changes in filter response whereas
an 8-bit version would contribute more pass-band ripple
and higher sidebands.
Because of the finite-bit implementation, scaling is re-
quired throughout the receiver to accommodate the wide
range of signal-to-noise ratios and symbol rates antici-
pated. As an example, most accumulators accept 16-bit
inputs and output a 16-bit result. The accumulation is
usually performed using 32 bits but only 16 of those can
be accessed at the maximum chip speed of 20 MHz. Typ-
ically, the most significant 16 bits are hardwired to the
next stage and software-controlled scaling is used to make
sure that the result of the accumulation does indeed lie in
that range. As mentioned previously, all loop filters are
implemented in software and their outputs are the various
frequency errors that need to be compensated for by the
respective NCOs.
In the digital loop closure, the fractional phase is ac-
cumulated internally using 32 bits but only the most sig-
nificant 12 bits are used in the look-up table, resulting in a
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0.24-meycle resolution. The phase is recorded using 48 bits
for the integer part and 12 bits for the fractional part. The
NCO is running at 10 MItz with a 40-Miiz clock, resulting
in 9.3-mtIz (4 x 107/2 s2) frequency resolution.
In the analog loop closure, the fractional phase is
recorded using 14 bits (resulting in an improved 0.06-
mcycle resolution), two of which are accumulated exter-
nally using the carry-out bit of the NCO. The NCO is
actually running at 16 MHz with a 20-Mth clock, but it ef-
fectively produces a 4-MHz signal because of the additional
bits. The latter also improves the frequency resolution to
1.16 mHz (2 x 10z/234), but limits the maximum nomi-
nal frequency to one fourth of the clock rate (the practical
limit of an NCO is roughly 40 percent of the clock). That
in return limits the dynamic excursion of the frequency to
4-1 Miiz in the analog loop closure, whereas it is about
-t-5 MHz in the digital closure. Time tagging is performed
using -4-1 /_sec accuracy with a 4-1 nsee stability. The log-
ging rate can be chosen by software from 1, 2, 5, 10, or 20
th.
Note that in both analog and digital loop closures, 16-
bit sine and cosine numbers are generated to reduce the
in-phase and quadrature DC offsets [32] to an acceptable
level. Since the subcarrier frequency and symbol rate are
always less than the IF carrier frequency, the frequency
resolution of their respective NCOs will be much higher
because they also use 32-bit commands. From the symbol
and the subcarrier NCOs, only the most significant 8 bits
of fractional phase (3.9-mcycle resolution) are used to gen-
erate the Subearrier waveform and to Clock all the WIDFs:
This will limit the number of windows that can be used
I 1 1 1 1 _4to eight, with W_c or Wsy equal to 1, 2, 4, s, 16, 32, ,
or l_s (7.81 mcycle) only. This limit does not affect the
system performance in any way, and the number ofavail-
able windows can be increased at the cost of additional
hardware.
VI. Conclusion
This article provided a functional description of the --
Advanced Receiver currently under development for future
use in NASA's DSN. The requirement_ were specified and
the receiver's architecture descrlbed:-Moreover, the var-
ious signal-processing schemes were briefly discussed and
their limitations clarified. The receiver incorporates func-
tions currently available in a variety Of receivers and does
so digitally and with improved performance and options __
for spacecraft designers.
Acknowledgment
I thank the ARX II design team, which includesMr. J. Statman, Mr. IIector




[1] D. It. Brown and W. J. Ilurd, "DSN Advanced Receiver: Breadboard Descrip-
tion and Test Results," TDA Progress Report 42-89, vol. January-March 1987,
Jet Propulsion Laboratory, Pasadena, California, pp. 48-66, May 15, 1987.
[2] J. H. Yuen, Deep Space Telecommunication Systems Engineering, New York:
Plenum Press, 1983.
[3] D. It. Brown, W. J. Hurd, V. A. Vilnrotter, and J. Wiggins, "Advanced Receiver
Tracking of Voyager II Near Solar Conjunction," TDA Progress Report 42-93,
vol. January-March 1988, Jet Propulsion Laboratory, Pasadena, California, pp.
75-82, May 15, 1988.
[4] W.J. Hurd, D. H. Brown, V. A. Vilnrotter, and J. D. Wiggins, "Telemetry SNR
Improvement Using the DSN Advanced Receiver with Results From Pioneer
10," TDA Progress Report 42-93, vol. January-March 1988, Jet Propulsion
Laboratory, Pasadena, California, pp. 64-82, May 15, 1988.
[5] V. A. Vilnrotter, W. J. tlurd, and D. H. Brown, "Optimized Tracking of RF
Carriers with Phase Noise, Including Pioneer 10 Results," TDA Progress Re-
port 42-91, vol. July-September 1987, Jet Propulsion Laboratory, Pasadena,
California, pp. 141-157, November 15, 1987.
[6] V. A. Vilnrotter, D. H. Brown, and W. J. Ilurd, "Spectral Estimation of Re-
ceived Phase in tile Presence of Amplitude Scintillation," TDA Progress Report
42-93, vol. January-March 1988, Jet Propulsion Laboratory, Pasadena, Cali-
fornia, pp. 8-17, May 15, 1988.
[7] V. Vilnrotter, S. tlinedi, and R. Kumar, "Frequency Estimation Techniques
for High Dynamic Trajectories," IEEE Trans. on AES, vol. AES-25, no. 4,
pp. 559-577, July 1989.
[8] S. Aguirre and S. tlinedi, "Two Novel Automatic Frequency Tracking Loops,"
IEEE Trans. on AES, vol. AES-25, no. 5, pp. 749-760, September 1989.
[9] S. tlinedi and J. Statman, "Digital Accumulators in Phase and Frequency
Tracking Loops," IEEE Trans. on AES, vol. AES-26, no. 1, pp. 1-13, January
1990.
[10] R. Sfeir, S. Aguirre, and W. J. Iturd, "Coherent Digital Demodulation of
a Residual Carrier Signal Using IF Sampling," TDA Progress Report 42-78,
vol. April-June 1984, Jet Propulsion Laboratory, Pasadena, California, pp.
135-142, August 15, 1984.
[11] S. Aguirre, W. J. Hurd, R. Kumar, and J. Statman, "A Comparison of Meth-
ods for DPLL Loop Filter Design," TDA Progress Report 42-87, vol. July-
September 1986, Jet Propulsion Laboratory, Pasadena, California, pp. 114-124,
November 15, 1986.
[12] C. A. Pomalaza-Raez and W. J. Hurd, "Improved Carrier Tracking by Smooth-
ing Estimators," TDA Progress Report 42-79, vol. July-September 1984, Jet
Propulsion Laboratory, Pasadena, California, pp. 96-106, November 15, 1984.
[13] C. A. Pomalaza-Raez and W. J. Hurd, "Carrier Tracking by Smoothing Filter
Can Improve Symbol SNR," TDA Progress Report 42-83, vol. July-September





[14] R. Kumar and W. J. Iturd, "A Class of Optimum Digital Phase Locked Loops
for the DSN Advanced Receiver," TDA Progress Report 42-83, vol. July-
September 1985, Jet Propulsion Laboratory, Pasadena, California, pp. 63-80,
November 15, 1985.
[15] J. I. Statman, "A Recursive Solution for a Fading Memory Filter Derived From
Kalman Filter Theory," TDA Progress Report 42-86, vol. April-June 1986, Jet
Propulsion Laboratory, Pasadena, California, pp. 70-76, August 15, 1986.
[16] J. I. Statman and W. J. HUrd, "An Estimator-Predictor= Approach to PLL
Loop Filter Design," TDA Progress Report 42-86, vol. April-June 1986, Jet
Propulsion Laboratory, Pasadena, California, pp. 77-89, August 15, 1986.
[17] W. J. Hurd and S. Aguirre, "A Method to Dramatically Improve Subcarrier
Tracking," TDA Progress Report 42-86, vol. April-June 1986, Jet Propulsion
Laboratory, Pasadena, California, pp. 103-110, August 15, 1986.
[18] A. Mileant and S. Hinedi, "Costas Loop Lock Detection in the Advanced Re-
ceiver," TDA Progress Report 42-99, vol. July-September 1989, Jet Propulsion
Laboratory, Pasadena, California, pp. 72-89, November 15, 1989.
[19] M. K. Simon, "On the Optimality of the MAP Estimation Loop for Carrier
Phase Tracking BPSK and QPSK Signals," IEEE Trans. on Comm., vol. COM-
27, no. 1, pp. 158-165, January 1979.
[20] W. C. Lindsey and M. K. Simon, Telecommunication Systems Engineering,
New Jersey: Prentice-Hall Inc., 1973.
[21] S. Aguirre and W. J. tlurd, "Design and Performance of Sampled Data Loops
for Subcarrier and Carrier Tracking," TDA Progress Report 42-79, vol. July-
September 1984, Jet Propulsion Laboratory, Pasadena, California, pp. 81-95,
November 15, 1984.
[22] R. Kumar, "Fast Frequency Acquisition via Adaptive Least Squares Algo-
rithm," TDA Progress Report 42-85, vol. January-March 1986, Jet Propulsion
Laboratory, Pasadena, California, pp. 53-60, May 15, 1986.
[23] S. Aguirre, D. H. Brown, and W. J. tturd, "Phase Lock Acquisition for Sam-
pled Data PLL's Using the Sweep Technique," TDA Progress Report 42-86,
vol. April-June 1986, Jet Propulsion Laboratory, Pasadena, California, pp.
95-102, August 15, 1986.
S. Aguirre, "Acquisition Times of Carrier Tracking Sampled Data Loops," TDA
Progress Report 42-84, vol. October-December 1985, Jet Propulsion Labora-
tory, Pasadena, California, pp. 88-93, February 15, 1985.
[25] U. Cheng and S. Ilinedi, "Performance of the All-Digital Data Transition Track-
ing Loop in the Advanced Receiver," TDA Progress Report 42-99, vol. July-
September 1989, Jet Propulsion Laboratory, Pasadena, California, pp. 60-71,
November 15, 1989.
[26] M. K. Simon and A. Mileant, "SNR Estimation for the Baseband Assembly,"
TDA Progress Report 42-85, vol. January-March 1986, Jet Propulsion Labo-
ratory, Pasadena, California, pp? 118-i26, May 15, 1986.
[27] V. A. Vilnrotter and E. R. Rodemich, "Table Look-Up Estimation of Signal and
Noise Parameters From Quantized Observables," TDA Progress Report 42-87,
vol. July-September 1986, Jet Propulsion Laboratory, Pasadena, California,
pp. 104-!13, November 15, 1986.
=
T
[28] B. Shah and S. Ilinedi, "Performance of the Split Symbol Moments SNR Es-
timator in the Presence of Inter-Symbol Interference," TDA Progress Report
42-98, vol. April-June 1989, Jet Propulsion Laboratory, Pasadena, California,
pp. 157-173, July 15, 1989.
[29] R. Sadr and W. J. IIurd, "Detection of Signals by the Digital Integrate-and-
Dump Filter With Offset Sampling," TDA Progress Report 42-91, vol. July-
September 1987, Jet Propulsion Laboratory, Pasadena, California, pp. 158-173,
November 15, 1987.
[30] R. Sadr, "Detection of Signals by Weighted Integrate-and-Dump Filter," TDA
Progress Report 42-91, vol. July-September 1987, Jet Propulsion Laboratory,
Pasadena, California, pp. 174-185, November 15, 1987.
[31] 1_. Sadr and W. J. Hurd, "Filter Distortion Effect on Telemetry SNR," TDA
Progress Report 42-88, vol. October-December 1986, Jet Propulsion Labora-
tory, Pasadena, California, pp. 59-66, February 15, 1986.
[32] R. Sadr and W. J. Ilurd, "Digital Carrier Demodulation for the DSN Advanced
Receiver," TDA Progress Report 42-93, vol. January-March 1988, Jet Propul-
sion Laboratory, Pasadena, California, pp. 45-63, May 15, 1988.
145
S_UNBCAR RIE R 1
LOCK
DICATOR
















X: 8.4-8.5 GHz (8.2-8.6 GHz FOR VLBI)
m RESIDUAL CARRIER LOCK_ _1
DETECTOR I
I










































































r- - SYMBOL SYNCHRONIZATION
I I
I _ I LOOP I 16.I
I RATE _ "-t FILTER I'_-'Y '- "-'1 Z;( ) tI I NCO 1 t ,R _ I 1 I
i I , B.... J
TRANSI-_TIO--'-N-- _ _
DETECTOR I I I
I sgn(UR) 2gn(URI)]
I
I SUBCARRIER PHASE TRACKING
II SUBCARRIERNCO F '11
I I
I r 1 I
I M 1 LOOP



























COSTAS CROSS-OVER LOOP (QPSK)

























































Fig. 4. Half-band filter: (a) amplitude response and (b) amplitude
ripple.
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